Skip to content

EUV Patterning Process Engineer

  • Hybrid
    • Leuven, Vlaams-Brabant, Belgium
  • Electronics & Semiconductor Engineering

Job description

Join VeroTech as an EUV Patterning Process Engineer and become part of our community where innovation and people come first. Take on exciting technical challenges, develop your expertise and create solutions that drive progress across several industries.

About the role

As a VeroTech consultant, you contribute to advanced semiconductor patterning process development in a high-tech R&D environment. Your work focuses on EUV and High-NA EUV lithography applications for memory and logic technologies, from experimental design and execution to data analysis and process delivery.

You collaborate with cross-functional engineering teams in process development, lithography, etch, metrology and electrical testing. By integrating novel processes and translating technical results into process improvements, you help deliver high-quality patterning solutions for complex semiconductor applications.

Key responsibilities

  • Lead selected advanced patterning development activities from experimental planning to process delivery

  • Design, execute and analyse experiments for EUV and High-NA EUV lithography process development

  • Translate data, troubleshooting insights and technical findings into concrete process improvements

  • Collaborate with process integration, lithography, etch, metrology and electrical test teams to deliver integrated solutions

  • Report technical progress clearly to team leads, project stakeholders and external technical contacts

Job requirements

What we're looking for

You combine a solid scientific background with hands-on semiconductor process experience and the ability to work in a multidisciplinary R&D setting. You are analytical, structured and comfortable communicating technical results to different stakeholders.

  • A master’s degree in Chemistry, Physics or Electronics is mandatory

  • At least a first relevant working experience in microelectronics processes and process improvement is mandatory

  • First experience in a cleanroom is mandatory, with hands-on cleanroom or semiconductor R&D experience considered a plus

  • Knowledge of advanced lithography and patterning technologies is a plus, preferably including 193 nm immersion, EUV or High-NA EUV lithography; familiarity with logic or memory patterning is an asset

  • Fluency in English is mandatory

Why join us?

At VeroTech, you’re part of a real community where engineers grow and thrive together while working on cutting-edge projects in several sectors, with flexibility and true support from colleagues. We offer personalized career development tailored to your ambitions, hybrid work options, and a strong focus on learning and growth. You enjoy regular teambuilding activities in a collaborative environment, along with a broad salary package that includes a company car, monthly net allowances, a yearly bonus, insurances, meal vouchers and eco-cheques.

More than just shaping technology, at VeroTech we're shaping the future. Are you ready to shape yours?

Ready to inspire?

Apply now and take the next step in your career.

Let’s build the future together!

Hybrid
  • Leuven, Vlaams-Brabant, Belgium
Electronics & Semiconductor Engineering

or

Apply with Linkedin unavailable