Skip to content

Physical ASIC Design Implementation Engineer

  • Hybrid
    • Leuven, Vlaams-Brabant, Belgium

Drive your passion for innovation by joining our team as a Physical ASIC Design Implementation Engineer and redefine the world of semiconductor technology!

Job description

Join our dynamic team as a Physical ASIC Design Implementation Engineer. Contribute to cutting-edge semiconductor projects, developing top-tier technology from netlist-in to GDSII-out for both toplevel chips and blocklevel blocks in processes from N2 to 180nm. Collaborate using the full suite of Cadence Innovus Place&Route tools to drive innovation and excellence in our designs.

About the role

As a Physical ASIC Design Implementation Engineer, you will be at the forefront of technology, leveraging full backend expertise for P&R projects. You will engage directly with customers for future projects and possess a robust grasp of the Cadence Innovus Place&Route flow. You’ll also take the reins on partitioning, split the top-level SDC file into timing budget and constraints, and lead discussions on specifications with customers.

Key Responsibilities

- Lead the Physical Design implementation team through the full chip design cycle to ensure signoff closure for tape-out.

- Serve as the technical interface to customers to address their specifications.

- Set up and optimize the flow for specific library sets and foundry nodes.

- Develop low power designs (UPF) and debug SDC files.

- Design and implement Floorplanning & power grid for both toplevel and block levels.

- Execute Place, CTS & Routing while resolving setup & hold violations.

- Conduct sign-off extraction, timing analysis, power analysis, and physical verification.

Job requirements

What we're looking for

We require an experienced engineer with profound knowledge of the full Cadence Innovus Place&Route flow.

Ideal candidates will have:

- Expert knowledge of setup and sign-off extraction using SPEF/QUANTUS.

- Proficiency in timing (TEMPUS), Power analysis (VOLTUS), and Physical verification processes.

- Strong skills in Floorplanning, power grid design, and physical verification including DRC, ERC, LVS, and ANT.

Why join us?

At VeroTech, we empower engineers to grow, innovate, and lead. Join a dynamic community where you’ll work on cutting-edge R&D projects, receive personalized career development, and thrive in a supportive, inclusive culture. Enjoy flexibility with remote work options, a competitive salary package, and additional benefits like meal vouchers, insurance, and a company car. Be part of impactful projects that shape the future of technology while maintaining a healthy work-life balance.

Ready to inspire?

Apply now and take the next step in your career. Let’s build the future together!

Hybrid
  • Leuven, Vlaams-Brabant, Belgium

or

Apply with Linkedin unavailable
Apply with Indeed unavailable